Design-Reuse4y
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
This allow us use the slopes of the clock and output to predict that the modulation in the sampling clock (V ck_mod) to an DAC will modulate ... That is the SFDR of the output signal, SFDR output, is ...